Background
==========

Resistive random access memory (RRAM) with a simple metal-insulator-metal structure shows promising characteristics in terms of scalability, low power operation, and multilevel data storage capability and is suitable for next-generation memory applications \[[@B1]-[@B4]\]. RRAM devices with simple structure and easy fabrication process that are compatible with high-density 3D integration \[[@B5]\] will be needed in the future. Various oxide switching materials such as HfO~x~\[[@B6]-[@B9]\], TaO~x~\[[@B3],[@B10]-[@B15]\], AlO~x~\[[@B16]-[@B19]\], GdO~x~\[[@B20]\], TiO~x~\[[@B21]-[@B23]\], NiO~x~\[[@B24],[@B25]\], ZrO~x~\[[@B26]-[@B29]\], ZnO \[[@B30]-[@B32]\], SiO~x~\[[@B33]\], and GeO~x~\[[@B34]-[@B36]\] have been used in nanoscale RRAM applications. However, their nonuniform switching and poorly understood switching mechanisms are currently the bottlenecks for the design of nanoscale resistive switching memory. Generally, inert metal electrodes \[[@B4]\] and various interfacial methods are used to improve resistive switching memory characteristics. We previously reported polarity-dependent improved memory characteristics using IrO~x~ nanodots (NDs) in an IrO~x~/AlO~x~/IrO~x~-NDs/AlO~x~/W structure \[[@B16]\]. However, improved memory performance using different high-κ oxide switching materials such as AlO~x~, GdO~x~, HfO~x~, and TaO~x~ in IrO~x~/high-κ~x~/W structures has not been reported yet. Using different high-κ oxides in the same structure may reveal a unique way to design novel RRAM devices for practical applications. Electrical formation of an interfacial layer at the IrO~x~/high-κ~x~ interface is important to improve resistive switching memory characteristics. Using this approach, high-density memory could be achieved using an IrO~x~/AlO~x~/W cross-point structure, which we also report here.

In this study, we show that the electrically formed oxygen-rich interfacial layer at the IrO~x~/high-κ~x~ interface in an IrO~x~/high-κ~x~/W structure plays an important role in improving the resistive switching memory characteristics of the structure. The positive-formatted(PF) devices exhibited more switching cycles compared to the negative-formatted (NF) ones and do not depend on the switching material. When the pristine resistive memory device is formed using positive polarity bias on the TE, it is termed as PF, while the negative voltage-formed device is termed as an NF device. PF devices with similar switching behavior are obtained using different high-κ oxide films of AlO~x~, GdO~x~, HfO~x~, and TaO~x~. The switching mechanism is the formation/oxidation of oxygen vacancies in a conducting filament by controlling the migration of oxygen ions through the electrically formed interfacial layer. This unique phenomenon helps to design high-density cross-point memory using an IrO~x~/AlO~x~/W structure. This cross-point memory was forming-free, exhibiting 1,000 consecutive 'dc' cycles at a current compliance (CC) of \<200 μA and a small operation voltage of ±2 V, highly uniform switching (yield \>95%) with multilevel capability (at least four different levels of low resistance state (LRS)). The device can be switched even using a very small current of 10 μA, which makes it useful for low power applications. The surface morphology and roughness of the structure were observed by atomic force microscopy (AFM). The device size and interfaces of layers were investigated by transmission electron microscopy (TEM). These observations show that the improved performance of this device structure can be attributed to the electrically formed O-rich interfacial layer at the top electrode/filament interface. The devices have also shown good read endurance of \>10^5^ cycles and data retention at 85°C under a low CC of 50 μA.

Methods
=======

Resistive switching memory devices using high-κ oxides AlO~x~, GdO~x~, HfO~x~, and TaO~x~ in a standard via-hole IrO~x~/high-κ~x~/W structure (Device: S1) were fabricated. A W layer with a thickness of approximately 100 nm as a bottom electrode (BE) was deposited on SiO~2~ (200 nm)/Si substrates. Figure  [1](#F1){ref-type="fig"} shows an AFM image taken in tapping mode using an Innova Scanning Probe Microscope system (Bruker, Madison, WI, USA) of a deposited W film surface. The average and root mean square (RMS) roughness of the surface were 0.91 and 1.18 nm, respectively. An SiO~2~ layer with a thickness of approximately 150 nm was then deposited at low temperature on each W BE. Photolithography and dry etching techniques were used to form holes of different sizes in the range of 0.4 to 8 μm in the structure. Then, AlO~x~ and HfO~x~ films were deposited by sputtering, and GdO~x~ and TaO~x~ films were deposited by electron beam evaporation. The thickness of each high-κ film was 10 to 15 nm. The top electrode (TE) of IrO~x~(approximately 200 nm thick) was deposited by reactive sputtering using a pure Ir target and O~2~ as the reactive gas. The final devices with a structure of IrO~x~/high-κ~x~/W were obtained after a lift-off process. The structure of the memory devices and thicknesses of all deposited layers were observed by TEM at an energy of 200 keV. Figure  [2](#F2){ref-type="fig"}a shows a typical cross-sectional TEM image of an IrO~x~/TaO~x~/W resistive memory stack with a via-hole structure (S1). The typical device size was 2 × 2 μm. The high-resolution transmission electron microscopy (HRTEM) image taken inside the via-hole (Figure  [2](#F2){ref-type="fig"}c) reveals the formation of two layers; one is TaO~x~ and the other one is WO~x~, which is formed by the surface oxidation of the W BE because of the *ex situ* fabrication process. To confirm the thickness of the deposited TaO~x~ layer, a HRTEM image was acquired from the area outside the via-hole, i.e., on the SiO~2~ (Figure  [2](#F2){ref-type="fig"}b). The amorphous TaO~x~ layer was approximately 9nm thick, confirming that the thickness of the polycrystalline WO~x~ layer inside the via-hole was approximately 5 nm (Figure  [2](#F2){ref-type="fig"}c). This kind of bilayer structure (high-κ/WO~x~) was observed in all of the fabricated resistive memory stacks investigated (TEM images not shown here).

![**AFM image of the W surface of an S1 device.** The RMS surface roughness is 1.18 nm.](1556-276X-8-379-1){#F1}

![**TEM and HRTEM images of IrO**~**x**~**/TaO**~**x**~**/W stack with via-hole structure and size of 2 × 2 μm. (a)** TEM image. **(b)** HRTEM image outside of active region. The TaO~x~ film is approximately 9 nm thick and amorphous. **(c)** HRTEM image in the active region. A WO~x~ layer with a thickness of approximately 5 nm is formed inside the hole region.](1556-276X-8-379-2){#F2}

To obtain high-density memory, W films with a thickness approximately 100 nm were deposited on the SiO~2~ (200 nm)/Si substrates by sputtering to form IrO~x~/AlO~x~/W cross-point structures (Device: S2), which were patterned using photolithography and wet etching techniques to form W BE stripes. Cross-point memory with different sizes ranging from 4 × 4 to 50 × 50 μm was fabricated by another lithography step to pattern the TE stripes using a lift-off method. To obtain forming-free cross-point memory, the thickness of the AlO~x~ layer was 7 nm. Figure  [3](#F3){ref-type="fig"}a shows a typical optical microscope (OM) image of a fabricated resistive memory device with an IrO~x~/AlO~x~/W cross-point structure (Device: S2) with a size of 4 × 4 μm. The AlO~x~ layer sandwiched between the IrO~x~ TE and W BE is clearly seen in a cross-sectional HRTEM image of this device (Figure  [3](#F3){ref-type="fig"}b). The surface of the W BE is rough. The energy-dispersive X-ray spectra shown in Figure  [3](#F3){ref-type="fig"}c confirm that the respective layers contain Ir, Al, O, and W. To further examine the roughness and surface morphology of the W BE, an AFM image of the W BE surface was obtained, as shown Figure  [4](#F4){ref-type="fig"}. The average and RMS surface roughness of the W BE were 1.05 and 1.35 nm, respectively, which are higher than those of the W BE in the devices with via-hole structures (S1, as shown in Figure  [1](#F1){ref-type="fig"}). This morphological difference is also found to be important to improve the resistive switching behavior of cross-point memory devices, which will be discussed later. However, we first designed the via-hole PF devices (S1) and then the cross-point structure (S2) to improve memory characteristics. A bias was applied to the TE, and the BE was electrically grounded in both of the structures.

![**Morphology and composition of an IrO**~**x**~**/AlO**~**x**~**/W cross-point structure. (a)** OM image. **(b)** Cross-sectional TEM image of the cross-point memory device. The thickness of AlO~x~ film is approximately 7 nm. **(c)** EDS obtained from TEM image **(b)**.](1556-276X-8-379-3){#F3}

![**AFM image of W surface of IrO**~**x**~**/AlO**~**x**~**/W cross-point device.** The RMS roughness is approximately 1.35 nm.](1556-276X-8-379-4){#F4}

Results and discussion
======================

The current--voltage (*I-V*) properties of the NF and PF devices (S1) with bipolar resistive switching memory characteristics are shown in Figure  [5](#F5){ref-type="fig"}. The sweeping voltage is shown by arrows 1 to 3. Figure  [5](#F5){ref-type="fig"}a shows the typical *I-V* curves of the NF devices with an IrO~x~/AlO~x~/W structure. A high formation voltage of about \<−7.0 V was required with very low leakage current. After formation, the first five consecutive switching cycles show large variations in low and high resistance states as well as SET/RESET voltages with higher maximum reset current (*I*~RESET~) than the set or CC. Similar behavior can be observed for all of the other resistive memory devices containing GdO~x~, HfO~x~, and TaO~x~ as switching materials (Figure  [5](#F5){ref-type="fig"}c,e,g). Figure  [5](#F5){ref-type="fig"}b shows typical consecutive *I-V* switching curves for 100 cycles together with the formation curve at a positive voltage obtained for the AlO~x~-based device with a via-hole structure. Remarkable improvement in the consecutive switching cycles with a tight distribution of LRS and high resistance state (HRS) and SET/RESET voltage was obtained, which is suitable for RRAM devices. Furthermore, *I*~RESET~ is not higher than that of the CC unlike the NF devices, which indicates that the PF devices are mainly electric field-dominated, and switching occurs near the interface. In contrast, electric field-induced thermal effects are also important in the case of the NF devices, and large variations in switching occur. The uncontrolled current flow through the filament in the NF device will enhance Joule heating as well as the abrupt breaking of the filament, and the RESET current curve is suddenly reduced. On the other hand, the RESET current in the PF device is changed slowly because of the series resistance which will control the current flow through the filament precisely. That is why the current changes slowly in the PF devices. It is interesting to note that the resistance of LRS of PF device is higher (approximately 10 kΩ) than that of the NF device (approximately 1 kΩ), and the controlling current through the series resistance of the PF devices will have also lower HRS than that of the NF devices. Therefore, the NF devices will have lower value of LRS and higher value of HRS, which results in the higher resistance ratio as compared to the PF devices. All of the other fabricated PF devices show a similar improvement in switching, as shown in Figure  [5](#F5){ref-type="fig"}d,f,h. The leakage current is smaller in the negative-voltage region (Figure  [5](#F5){ref-type="fig"}a) than in the positive-voltage region (Figure  [5](#F5){ref-type="fig"}b) because of the higher barrier height for electron injection imposed by the higher work function of the IrO~x~ TE (*Φ*~IrO2~\> 5 eV \[[@B37]\] and *Φ*~W~ of approximately 4.55 eV \[[@B38]\]) when a negative voltage is applied. It is important to note that all of the resistive memory devices show similar switching characteristics irrespective of the switching material. This suggests that in the electrode materials, their reactivity and top/bottom selection are very important for RRAM stacks, which allow their switching properties as well as device performance to be improved by controlling SET/RESET polarity. Therefore, this unique study using the switching materials AlO~x~, GdO~x~, HfO~x~, and TaO~x~ in an IrO~x~/high-κ~x~/W structure provides clues for improving the design of nanoscale high-performance nonvolatile memory.

![**Current--voltage (*I-V*) switching characteristics of devices with via-hole structure under negative (NF) and positive formation (PF). (a,c,e,and g)** Switching curves of NF devices containing AlO~x~, GdO~x~, HfO~x~, and TaO~x~ switching materials, respectively, in an IrO~x~/high-κ~x~/W structure. **(b,d,f, andh)** PF devices containing AlO~x~, GdO~x~, HfO~x~, and TaO~x~ switching materials, respectively, in an IrO~x~/high-κ~x~/W structure.](1556-276X-8-379-5){#F5}

To determine the current conduction mechanism in the devices, the *I-V* curves of the HRS and LRS of the NF (Figure  [6](#F6){ref-type="fig"}a,b) and PF (Figure  [6](#F6){ref-type="fig"}c) devices with an IrO~x~/TaO~x~/W structure were replotted and fitted linearly. For the NF devices, the LRS was fitted to ohmic conduction with a slope of approximately 1, whereas HRS was consistent with the Schottky emission model. Both LRS and HRS were consistent with a trap-controlled (TC) space charge-limited conduction (SCLC) mechanism following ohmic conduction in the low-voltage region and square law in the high-voltage region for the PF devices. When the positive/negative sweep voltage increases in a pristine device, the metal (M)-O bonds in high-κ oxides AlO~x~, GdO~x~, HfO~x~, and TaO~x~ break and the generated oxygen ions (O^2−^) will drift towards TE or BE according to the direction of the applied field. When a sufficient number of O^2−^ions are generated, the current suddenly increases because of the formation of a conducting filament and the device enters the SET state. In PF devices, the migrated O^2−^form an O-rich layer that is comparatively insulating (i.e., an electrically formed interfacial layer) at the TE/high-κ interface because of the inert nature of the IrO~x~ electrode (which even rejects oxygen) under SET operation (Figure  [7](#F7){ref-type="fig"}a). This interface acts as a series resistance and helps to reduce the overshoot current (Figure  [8](#F8){ref-type="fig"}) as well as increasing the LRS (10 kΩ for PF devices vs. 1 kΩ for NF devices). This is why the PF devices show improved switching properties compared with the NF ones. Under RESET operation of a PF device, O^2−^will be repelled away from the TE and oxidize the oxygen vacancies in the filament, converting the device into a HRS (Figure  [7](#F7){ref-type="fig"}b). Conversely, when O^2−^ions migrate towards the BE in the case of NF devices, they will react with the semi-reactive, partially oxidized W BE to form WO~x~, which can serve as an oxygen reservoir without changing its conductivity. This results in the formation of multiple oxygen filaments (Figure  [7](#F7){ref-type="fig"}c). Under RESET operation of the NF devices, both Joule heating and O^2−^migration from the W BE/high-κ~x~ interface will lead to the oxidation of the conducting filament (Figure  [7](#F7){ref-type="fig"}d). Overshoot RESET current is also observed (Figure  [8](#F8){ref-type="fig"}). The maximum *I*~RESET~ of the devices containing AlO~x~, GdO~x~, HfO~x~, and TaO~x~ switching materials were 616, 1,180, 1,628, and 2,741 μA, respectively, for NF devices, and 409, 543, 276, and 684 μA, respectively, for the PF devices (Figure  [8](#F8){ref-type="fig"}a,b,c,d). The RESET current of NF devices is higher in all cases than the PF devices probably because of higher current overshoot in the NF devices. Current overshoot degrades the switching material because uncontrolled oxygen vacancy filaments form. For the NF devices, the multifilaments can be formed due to oxygen ion migration \[[@B39]\]; however, the filaments are ruptured by thermal effect under RESET operation, i.e., the thermal dissolution of oxygen vacancy filaments may result the uncontrolled filaments to break as well as the SET operation will not be controlled in consequence. The thermal dissolution of conducting filaments under RESET operation on NiO~x~-based resistive switching memories was also reported by Ielmini et al. \[[@B25]\] and Long et al. \[[@B40],[@B41]\]. In contrast, the damage is negligible in the PF devices because of the presence of an electrically formed interfacial layer at the TE/high-κ interface. The filament diameter is readily controlled in the PF devices because of the electrically formed interface. This kind of asymmetric resistive memory stack will help to optimize resistive switching and device performance.

![**Fitted*I-V*characteristics of PF and NF devices with IrO**~**x**~**/TaO**~**x**~**/W structure.(a)** LRS of NF devices fitted ohmic behavior. **(b)** HRS for the NF devices were consistent with Schottky behavior. **(c)** Both LRS and HRS of the PF devices show a TC-SCLC transport mechanism.](1556-276X-8-379-6){#F6}

![**Resistive switching mechanism of the PF and NF devices.** PF and NF devices under **(a,c)** SET and **(b,d)** RESET operations.](1556-276X-8-379-7){#F7}

![**RESET phenomena for the PF and NF devices.** RESET currents of NF and PF devices containing **(a)** AlO~x~, **(b)** GdO~x~, **(c)** HfO~x~, and **(d)** TaO~x~ switching materials with an IrO~x~/high-κ~x~/W structure.](1556-276X-8-379-8){#F8}

High-density memory devices are required for future applications. Resistive memory devices with cross-point architecture show promise to achieve high-density memory. Therefore, we fabricated the resistive memory stacks of IrO~x~/high-κ~x~/W with cross-point structure (S2). Figure  [9](#F9){ref-type="fig"} shows the typical *I-V* curves of 1,000 consecutive dc switching cycles obtained for an IrO~x~/AlO~x~/W stack. The applied voltage sweep direction is indicated by arrows marked 1 to 4. It is interesting to note that no formation process was required to obtain switching, which is very useful for practical realization of RRAM. Excellent bipolar resistive switching is obtained with a small SET/RESET voltage of approximately ±1.2 V. Furthermore, these results show that a rough surface with nano tips (Figure  [4](#F4){ref-type="fig"}) enhances the electric field on the tips and makes it easier to control the switching cycles. To enhance the resistive switching memory performance, the Cu nanocrystals (NCs) in an Ag/ZrO~2~/Cu-NC/Pt structure was also reported by Liu et al. \[[@B42],[@B43]\]. They mentioned that the electric field could be enhanced and controlled through Cu NC and hence improve the switching characteristics. In our device, a large resistance ratio of \>100 with a small operation voltage of ±2 V and CC of 200 μA were obtained for the IrO~x~/AlO~x~/W stack. *I*~RESET~ increased from 98 to 130 μA from 1 to 1,000 cycles, which indicates stronger filament formation after a few switching cycles. A similar increase in RESET current with switching cycle was also reported for a Cu/Ti/TaO~x~/W structure \[[@B10]\]. All cross-point memory devices showed excellent switching with high yields of \>95%, which is suitable for nonvolatile memory applications. Both the LRS and HRS were stable during the 1,000 cycles with a narrow distribution of SET/RESET voltages and ratio of LRS to HRS. The underlying switching mechanism was the formation/oxidation of oxygen-vacancy filaments, which was controlled by the electrically formed oxygen-rich layer formed at the TE/AlO~x~ interface under an external field, as for the via-hole devices (S1). The memory devices can be used for multilevel data storage even under harsh conditions (85°C). Figure  [10](#F10){ref-type="fig"}a shows an image of our auto measurement program screen during multilevel capability testing of a device. Linear *I-V* curves at five different levels of LRS are obtained by controlling the CCs from 10 to 200 μA. The corresponding resistances of the LRS read at +0.2 V are approximately 800, 300, 70, 30, and 12 kΩ for CC of 10, 30, 50, 100, and 200 μA, respectively (Figure  [10](#F10){ref-type="fig"}b). Even though this resistive memory device is switchable at a low CC of 10 μA, its *I*~RESET~ is higher, approximately 137 μA (Figure  [10](#F10){ref-type="fig"}c). Figure  [10](#F10){ref-type="fig"}d shows the dc endurance of the multilevel memory of the same device. The HRS remains almost unchanged when CC is varied from 10 to 200 μA. Each LRS level can be switched uniformly for \>100 cycles. Furthermore, pulse read endurance and retention tests of the multilevel of memory device were also performed, as shown in Figure  [11](#F11){ref-type="fig"}a,b, respectively. Each level of LRS and HRS were successfully read for more than 10^5^ cycles at a read voltage of 0.2 V without any disturbance for CC of 50 to 200 μA (Figure  [11](#F11){ref-type="fig"}a). The multilevel LRSs are nonvolatile because the retention test shows good stability of these resistance states for \>10^4^ s for CC from 50 to 200 μA at room temperature (Figure  [11](#F11){ref-type="fig"}b). Good data retention of \>10^4^ s for a CC of 50 μA at 85°C is also observed. The program/erase endurance of approximately 1,000 cycles of the memory device at a current of 200 μA is also shown in Figure  [11](#F11){ref-type="fig"}c. Notwithstanding, we have used a program/erase pulse of 500 μs due to our system limitation. However, the high switching speed (\<0.3 ns) of RRAM in HfO~x~ and TaO~x~-based devices were reported by other research groups \[[@B44],[@B45]\]. The robust electrical performance of these essential memory properties makes this device very promising for future high-density nanoscale nonvolatile memory applications.

![**One thousand consecutive dc switching cycles of IrO**~**x**~**/AlO**~**x**~**/W cross-point memory.** The switching was obtained at a CC of 200 μA and a low operation voltage of ±2 V for the PF device with a size of 4 × 4 μm.](1556-276X-8-379-9){#F9}

![***I-V*switching characteristics and multilevel operation of a cross-point device.(a)** This cross-point device was switchable from CC of 10 to 200 μA at 85°C. Two cycles of each level in linear scale are shown. **(b)** LRS decreases with increasing CC from 10 to 200 μA, whereas HRS remains unchanged. This RRAM device was measured using an interfacing auto program between HP 4156C and a computer. **(c)***I-V* characteristics measured at 85°C replotted in semi-log scale. **(d)** One hundred repeatable switching cycles were observed with CC of 10, 50, 100, and 200 μA.](1556-276X-8-379-10){#F10}

![**Stability and data retention of a cross-point device. (a)** Long read pulse endurance of \>10^5^ cycles and **(b)** data retention of \>10^4^ s are observed with CCs of 50, 100, and 200 μA. Good data retention is also observed at 85°C at a low CC of 50 μA. **(c)** Program/erase endurance of memory device.](1556-276X-8-379-11){#F11}

Conclusions
===========

Improved resistive switching characteristics independent of switching material are observed for IrO~x~/high-κ~x~/W stacks with a via-hole structure fabricated by positive formation because they contain an electrically formed interfacial layer. High-κ oxides AlO~x~, GdO~x~, HfO~x~, and TaO~x~ were used as switching materials, and similar switching behavior with improved switching uniformity was obtained because overshoot current was minimized in the via-hole structure. AFM images revealed that the BEs of cross-point devices had a higher surface roughness than that of the via-hole devices, which facilitated forming-free switching, improving the switching characteristics. Excellent resistive switching was obtained in Ir/AlO~x~/W cross-point structures using the same PF via-hole design. These devices showed forming-free resistive switching with excellent switching uniformity (\>95% yield) over 1,000 dc cycles (approximately 1,000 ac cycles) under low operation voltage/current of ±2 V/200 μA. Multilevel LRSs were obtained by controlling the CCs from 10 to 200 μA with a pulse read endurance of \>10^5^ cycles for each level and data retention at room temperature and 85°C under a low CC of 50 μA. This study reveals a route to design nanoscale nonvolatile memory with improved characteristics.
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